HVDC circuit breakers are a key technology for the reliable and safe operation of multiterminal HVDC networks. Current injection topologies can perform this duty while offering advantages like low on-state losses and a robust and economical structure. The key component for its performance is the mechanical interrupter.
I. INTRODUCTION
In the last decades, technological achievements have given way for the introduction of HVDC technology in energy transmission. Besides point to point connections, multi-terminal HVDC networks are of increasing interest to support existing HVAC grids. For a reliable and safe operation of such grids, HVDC circuit breakers are crucial [1] .
In HVAC, due to regular current zero crossings, mechanical circuit breakers are sufficient for current interruption. These devices offer the advantages of low conduction losses and high isolation capability at moderate cost [2] . In HVDC, natural current zero crossings do not exist. Consequently, mechanical circuit breakers (alone) are not suitable for this task.
For interrupting fault currents in HVDC networks, a number of solutions have been investigated (e.g. [3] - [8] ). These are typically composed of three parallel branches, a nominal current path (NCP), a current commutation path (CCP) and an energy absorption path (EAP). The NCP is optimized for low conduction losses and carries the nominal current when the circuit breaker is closed. In case a (fault) current needs to be interrupted, the current is commutated to the CCP, where a counter voltage is built up. Once it exceeds the system voltage, the system current starts to decrease. To absorb the energy stored in the system inductances and limit transient overvoltages, a surge arrester is placed in the EAP.
A multitude of topologies have been proposed, each providing unique advantages and disadvantages [8] . Examples are hybrid breakers employing ultra-fast disconnectors and current commutation units in the NCP and a stack of The work presented in this paper was supported by the Swiss Federal Commission for Innovation and Technology within the SCCER-FURIES. semiconductor switches with active turn-off capability in the CCP to build up a counter voltage [5] . While this topology features a short interruption time and its performance is (almost) independent of different fault current levels, it suffers from increased on-state losses and high cost and complexity [1] , [8] . In contrast, current injection (CI) topologies, consisting of a mechanical interrupter (MI) in the NCP and a pre-charged current injection circuit in the CCP, offer low on-state losses and simple structure [3] , [9] , [10] . This however comes at the cost of sensitivity for different fault current levels. More specifically, due to a fixed injection current, low fault currents impose a challenge for CI topologies. In such a case, the amplitude of the injected current is considerably larger than the fault current, leading to a steep current zero crossing and high initial transient interruption voltage [8] . Both high gradients in current before and in voltage after current zero crossing in the mechanical interrupter are challenging to break for the mechanical device [2] , [11] . However, a higher circuit breaker performance allows the use of a higher frequency injection current, thereby allowing a reduction capacitance and inductance in the injection circuit and thus the total cost of the system.
Because of their high interruption performance, vacuum interrupters (VI) are well suited for this task. However, due to their limited voltage withstand capability, HVDC systems typically require a stack of series connected VIs. Gas circuit breakers offer superior voltage withstand, however they have a lower interruption performance in terms of current and voltage gradient. This issue can be tackled by implementing auxiliary circuits to reduce current and voltage gradients at current zero crossing in the MI [12] .
In this paper, methods to improve the interruption capability of CI circuit breaker for low fault currents are investigated. This enables the use of a high frequency injection circuit, employing lower values for L and C, to reduce cost and increase speed of interruption. Four upgrades are investigated for their performance parameters by means of simulation. The model is based on a previous investigation, in which it was developed and experimentally verified [13] . Based the results of a benchmark system, pros and cons of the individual solutions are discussed.
II. ANALYSIS OF CURRENT INJECTION TOPOLOGIES
Active current injection circuit breaker topologies consist of a mechanical interrupter in the NCP and a parallel injection circuit, cf. Fig. 1 . Most commonly, these injection circuits consist of a pre-charged capacitor C inj , an inductor L inj and an activation switch S inj (e.g. a thyristor stack or a triggered spark gap) [4] , [9] , [10] , [14] . Fig. 1 : Reference topology for current injection including stray capacitance of MI (C MI , gray)
The pre-charge voltage is for simplicity reasons typically set to the system voltage U N . Consequently, the injected current only depends on the installed capacitance and inductance in the CCP:
The selection of these is constrained by the maximum (fault) current to be interrupted as well as the interruption performance of the mechanical interrupter in the NCP. The latter is defined by the current gradient before zero crossing in the MI and the voltage gradient thereafter. If the gradient of the injection current considerably exceeds that of the fault current, di/dt MI can be approximated with the gradient of the injection current.
After interruption, remaining charge on the injection capacitor results in the fast build-up of a negative voltage across the MI (initial transient interruption voltage, ITIV). Subsequently, the injection capacitor is charged in opposite direction by the fault current, the transient interruption voltage (TIV) builds up. Assuming that the arcing voltage is negligible compared to the system voltage, the voltage rise in the stray capacitance of the MI is a function of L INJ , C INJ , C MI and the remaining injection capacitor voltage at current zero crossing U C INJ (t cz ). Solving the respective differential equation yields:
Equations (2) and (3) illustrate that the conditions at zero crossing are determined by the injection circuit impedance, the MI's stray capacitance (C MI ) as well as the remaining voltage in the injection capacitor (U C INJ (t cz )). The latter depends on the fault current. As zero crossing is reached earlier, lower fault currents lead to higher remaining charges / voltages and thus more difficult interruption conditions for the MI.
The main criteria for dimensioning a CI topology are the maximum fault current and the interruption performance of the MI. The latter sets a lower boundary for the inductance and capacitance values used in the injection circuit. A current injection circuit breaker that is designed to fulfill these criteria will be referred to as reference configuration (REF) . Improvements in performance of the MI or upgrades in the injection circuit can be used to reduce this boundary for the LC circuit and thus result in a more economical solution.
III. UPGRADES FOR CURRENT INJECTION TOPOLOGIES
To overcome the discussed limitations, an adjustable injection circuit (impedance and injection energy, i.e. charging voltage of capacitor) is necessary. Reconfigurations can be done in the phase of opening the MI, before the injection (static injection), or during injection (dynamic injection). As the opening time of the MI is expected to be in the single digit millisecond range, triggered spark gaps or fast contactor switches could be used for static reconfigurations. The time between the start of current injection and zero crossing in the MI is expected to be in the range of hundreds of microseconds. Consequently, dynamic injection typically requires the use of costly high power semiconductor switches (an exception would be the use of saturable inductors [3] , [12] ). In the following, a number of possible circuits is discussed.
A. Damping
A reduction of the injection current amplitude can be reached by energy dissipation in form of damping resistors or surge arrester (SA) in the CCP. This can be realized either before the start of injection (static) or during the injection (dynamic). The current slope is determined by the voltage drop across the inductor, corresponding to the difference between remaining capacitor voltage and voltage drop across the inserted resistive element. To reduce the dependence of the voltage drop from the injection current, surge arresters are the preferred option.
The duration of current injection is relatively small. Due to this and the sinusoidal wave shape, the moment the resistor is inserted during injection does not significantly influence the steepness at zero crossing. Consequently, to reduce complexity, the SA can be inserted before injection.
To increase the range of application, multiple independent stages can be used, as illustrated in Fig. 2 . The system can be used for bidirectional operation without any changes.
B. Increasing Inductance
Another option to influence the injection current amplitude (and period) is to change the inductance. Possible measures are adding a saturable inductor in the NCP [3] , [9] , [12] or influencing the CCP inductance, either by reconfiguration or by controlling saturation. Saturable inductors are passive devices that have shown promising results. An extensive discussion can be found in the cited
Resistive damping upgrade with surge arresters (SAD), which can be realized with multiple stages.
literature, which is why they are not included in this article.
Changing the inductance can be realized as illustrated in Fig. 3 . A change of inductance during injection is not a suitable option due to inductive overvoltages during switching. Consequently, a pre-configuration before injection is the preferred method. In contrast to damping the oscillation, no energy is dissipated.
Similar to the resistive damping, it is possible to implement multiple stages if necessary. Another measure to reduce the current gradient is a reduction of the injection circuit capacitance by adding one or multiple capacitors in series in the CCP (cf. Fig. 4 ). To adjust the total capacity, the additional (not pre-charged) capacitors can be connected to the circuit or bypassed by a parallel switch. This can be done either before the current injection is started (static pre-configuration), or during the injection (dynamic injection) if semiconductor switches are used.
Capacitance value and peak voltage are inversely proportional. However, in case of a smaller capacitance value, a surge arrester can be used to clamp overvoltages.
If the capacitor is connected after injection is started, it will be charged less by the injection current, leading to a smaller voltage drop and thus less reduction of the injection gradient. Consequently, the system action can be adapted to the fault current magnitude.
D. Redistribution of Injection Energy
Besides changing the circuit impedance by changing L, C or R, the injection energy, i.e. the pre-charging voltage of the capacitor can be adjusted. Commonly, the injection Fig. 4 : Single stage series capacitor (SC) upgrade capacitor is a single unit that is pre-charged to system voltage. The stored energy can be reduced to interrupt lower fault currents by partly discharging the injection capacitor. However, this comes at high cost, as fully controlled semiconductor switches, rated for high currents and system voltage, are required. A more promising approach consists of splitting the injection capacitor into two units, one of which can be discharged via a parallel resistor. While this only allows to discharge a part of the total capacitance, it similarly reduces the voltage and energy dissipation requirements for the discharge circuit. Additionally, if a simpler switch without turn-off capability is employed, the circuit can be used either with both injection capacitors charged or with only one charged, offering two distinct injection current levels. These can be used to increase the range of interruptible currents at a moderate cost.
Still, a major drawback is that a considerable amount of energy from the injection circuit needs to be dissipated in a narrow time frame. Consequently, the requirements for the energy dissipation resistors are high. This can be avoided, if the respective capacitors charge is reversed rather than neutralized. A possible solution is the installation of an inductor and a thyristor switch in parallel to the respective capacitor (resonant polarity reversal, RPR; cf. Fig. 5 ). If a low fault current is detected, the thyristor is turned on, enabling the capacitor to resonate with the parallel inductance. When the capacitor charge is reversed, the current is interrupted at zero crossing due to the thyristor's unidirectional current carrying capability. The total voltage drop across both capacitors (
is reduced by two times the resonating capacitor's voltage.
Fig. 5: Single stage resonant polarity reversal (RPR) upgrade
The described method can also be used with a larger number of series connected capacitors that can be discharged / reversed in polarity individually.
IV. COMPARISON OF UPGRADES
To compare the performance of the presented solutions to the standard injection circuit (REF) and to each other, a synthetic test case is used. The upgraded topologies are based on a common LC circuit with higher frequency, i.e. smaller and more economic capacitor and inductor, referred to as REFhf.
The simulated circuit (cf. Fig. 6 ) consists of an ideal DC voltage source, a current limiting inductor and a resistive load to set the nominal current. The model is based on a previous investigation, where it has been experimentally verified [13] . For this contribution, it has been extended with additional upgrade circuits. Fig. 6 : Synthetic test circuit, consisting of a DC source and system inductance, the modelled circuit breaker (REFhf) and fault resistance
The fault is initialized by switching from the load to a fault resistance. The values used for the simulated test circuit are summarized in Table I . [16] The mechanical interrupter is composed of a series connection of vacuum interrupters with ultra-fast actuators, which will be referred to as MI stack. Voltage sharing is considered ideal between the individual interrupters. The product of current gradient before and voltage gradient after zero crossing ( ) is used as a benchmark for interruption performance [11] . Per break, a value of = 18 MW µs −2 has been selected, based on experimental values of [16] .
In Table II , the key characteristics of the reference configuration (REF) as well as the upgrades (REFhf: high frequency injection circuit; SAD: surge arrester damping; RPR: resonant polarity reversal; SI: series inductor; SC: series capacitor; cf. section III) are listed. REF represents the reference injection circuit that is able to interrupt the peak fault current of the investigated system of approximately 13 kA. Also, stresses at current interruption remain below the limits of the employed MI for all fault currents. REFhf is a reduced reference configuration with higher frequency injection circuit (approximately 40% less capacitance and inductance), serving as an example. It is able to interrupt the peak fault current, but for lower currents exceeds the limits of the MI at interruption. REFhf serves as the basis for all upgrade circuits. Fig. 7 illustrates the currents in and the voltage across the reference topology during fault interruption. The fault current is rising almost linearly. After detection and opening of the MI stack, the counter current is injected. The current is interrupted and the remaining charge on the injection capacitor creates a steep voltage rise across the MI terminals (initial transient interruption voltage, ITIV).
Current and voltage gradient have to stay within the MI stack's performance limits for successful interruption. Fig. 8 illustrates the relationship between the interrupted current, i.e. the fault current level at counter current injection, and the current and voltage gradients in the MI stack. The current gradient increases strictly monotonous for decreasing fault currents (Fig. 8a) . Similar observations can be made for the rate of rise of ITIV (cf. Fig. 8b) , as a lower fault current leads to a higher remaining charge on the injection capacitor and thus an increased ITIV. The product of both, acting as an indicator if the interruption performance of the MI, is exceeded for REFhf when the fault current level at injection drops below approximately 11 kA (cf. Fig. 8c ).
For the upgraded topologies, the first stage of the improved injection circuits is activated shortly before interruption limit of the MI is exceeded. As can be seen in Fig. 8 , this leads to a considerable reduction of stress at current zero crossing.
SAD, RPR and SI show a relatively similar behavior regarding current and voltage gradients. With a single stage, the lowest interruptible current can be reduced to approximately 7.5 kA. With a second stage, this can be further improved, such that load current interruption becomes feasible. The SC upgrade shows a different behavior. This is due to the fact that the upgrade is activated at a specific time during the injection, when the current in the MI crosses a defined threshold (i thresh ). This threshold defines the counter voltage, build up in C SC and is increased in several steps as a function of the fault current magnitude. A single stage is able to reduce the lower limit for interruption to approximately 5 kA.
A comparison of the current commutation time (t cc ), i.e. the time from trip order of the circuit breaker to peak interruption voltage, shows a distinct behavior for each of the upgrades. Due to the larger component values for the injection circuit, REF has the largest current commutation time. With decreasing fault current, t cc increases for all configurations (Fig. 8c ). This is caused by a considerably slower rise of the TIV due to the decreased fault current, which is responsible for charging the CCP capacitance. Compared to REFhf, t cc is slightly higher for SI, as the inductance of the injection circuit is increased with each stage. SAD, RPR and SC realize a negligibly larger improvement of t cc over REF than REFhf. For the SC upgrade, the cost for the additional capacitor is negligible (0.4% of the cost for the reference capacitor). Consequently, the approximately 40% reduction in capacitance due to the higher injection frequency has to be compared to the cost of fully controlled semiconductor switches and protective surge arresters. Due to the SA, the voltage requirements for the semiconductors can be reduced 39% of the system voltage. For a hybrid circuit breaker, the required voltage rating is expected to be approximately 150% of the system voltage, which is almost 4 times as high.
V. CONCLUSION
Current injection circuit breaker offer a simple and robust design to interrupt fault currents in HVDC networks. To further reduce size and costs of their components, higher frequency injection circuits are required. A limiting factor is the interruption performance of the mechanical interrupter.
In this study, upgrade circuits are investigated that allow a down-scaling of the current injection circuit without exceeding the performance limits of the mechanical interrupter. Based on a synthetic fault case, the proposed upgrades are simulated and compared with a reference current injection topology. Despite reducing the inductor and capacitor in the injection circuit by 40%, all upgrade circuits can be designed in a way to still meet the interruption performance limits of the MI.
The conducted simulations suggest that a preconfiguration with damping units (SAD) or additional inductors (SI) archive the largest economic advantages compared to the reference topology. For dynamic changes during the current injection phase, a switched capacitor (SC) seems to be a viable option, however it comes at the cost of additional semiconductor devices. Possible economic advantages of the RPR upgrade depend on the relation between savings in the CCP and additional cost due to the required thyristor stacks.
With all circuits, a reduction in current commutation time can be obtained. The final selection of the most promising upgrade depends on the cost relation between capacitors, inductors and switches and is thus difficult to judge. Additionally, advantages due to a faster fault clearance need to be taken into account.
